

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/071,348	02/08/2002	Daniel R. Meacham	P04986	2784
75	90 10/09/2003		EXAMINER COX, CASSANDRA F	
Docket Clerk	0000			
P.O. Drawer 800889 Dallas, TX 75380			ART UNIT	DADED MINADED
			2816	PAPER NUMBER
			DATE MAILED: 10/09/2003	DATE MAILED: 10/09/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	· · · · · · · · · · · · · · · · · · ·	Application No.	Applicant(s)		
†		10/071,348	MEACHAM ET AL.		
	Offic Action Summary	Examiner	Art Unit		
	•	Cassandra Cox	2816		
	The MAILING DATE of this communication a				
Period fe	or Reply		•		
THE - Exte - after - if the - if NC - Failu - Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a roperiod for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by state to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply the reply within the statutory minimum of thirty (30 and will apply and will expire SIX (6) MONTHS tute. cause the application to become ABAND	pe timely filed ) days will be considered timely. from the mailing date of this communication. ONED (35 U.S.C. § 133).		
1)🖂	Responsive to communication(s) filed on 1	7 July 2003 .			
2a)□	This action is <b>FINAL</b> . 2b)⊠	This action is non-final.			
3)□ Dispositi	Since this application is in condition for allo closed in accordance with the practice under the condition of Claims	wance except for formal matters er <i>Ex parte Quayle</i> , 1935 C.D. 1	s, prosecution as to the merits is 1, 453 O.G. 213.		
4)🖂	Claim(s) 1-21 is/are pending in the applicati	on.			
	4a) Of the above claim(s) is/are withd				
_	Claim(s) is/are allowed.				
_	Claim(s) <u>1-21</u> is/are rejected.				
	Claim(s) is/are objected to.				
	Claim(s) are subject to restriction and	l/or election requirement			
	on Papers	or ologion roddiroment.			
9)[	The specification is objected to by the Exami	ner.			
10)🛛	The drawing(s) filed on <u>08 February 2002</u> is/a	are: a)⊠ accepted or b)□ objected	d to by the Examiner.		
	Applicant may not request that any objection to	the drawing(s) be held in abeyance	. See 37 CFR 1.85(a).		
11) 🔲 -	The proposed drawing correction filed on	is: a)□ approved b)□ disap	proved by the Examiner.		
	If approved, corrected drawings are required in	reply to this Office action.			
12) 🗌 🧻	The oath or declaration is objected to by the I	Examiner.			
Priority u	nder 35 U.S.C. §§ 119 and 120				
13)	Acknowledgment is made of a claim for forei	gn priority under 35 U.S.C. § 11	9(a)-(d) or (f).		
a)[	☐ All b)☐ Some * c)☐ None of:				
	1. Certified copies of the priority docume	nts have been received.			
	2. Certified copies of the priority documents have been received in Application No				
	Copies of the certified copies of the pri application from the International E ee the attached detailed Office action for a list	iority documents have been rece Bureau (PCT Rule 17.2(a)).	eived in this National Stage		
	cknowledgment is made of a claim for domes	·			
_a)	The translation of the foreign language packnowledgment is made of a claim for dome	rovisional application has been i	received.		
Attachment					
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	nary (PTO-413) Paper No(s)  al Patent Application (PTO-152)		
.S. Patent and Tra PTO-326 (Rev	i. i.	Action Summary	Part of Paper No. 6		

## **DETAILED ACTION**

Applicant's arguments with respect to claims 1-5, 8-12, and 15-19 have been considered but are most in view of the new ground(s) of rejection.

The noted allowability of claims 6-7, 13-14, and 20-21 has been withdrawn in view of the newly stated rejection below.

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-7 and 15-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Notani et al. (U.S. Patent No. 6,396,888).

In reference to claim 1, Notani discloses in Figure 18 a circuit having a first current controlled delay line (7N) capable of receiving an FSK signal (CKFPN) and delaying the FSK signal (CKFPN) by a desired time delay to thereby produce a time-delayed FSK signal (RCKN); a first multiplier (OGN) capable of receiving and multiplying the FSK signal (CKFPN) and the time-delayed FSK (DCKFPN) signal to thereby produce an output product signal (RCKN) proportional to a phase shift between the FSK signal and the time-delayed FSK signal and a delay locked loop comprising a second current controlled delay line (71) substantially similar to the first current controlled delay line (7N), wherein the delay locked loop receives a reference clock

Art Unit: 2816

signal (CKFP1) having a time period equal to the desired time delay and adjusts a control current level in the second current controlled delay line (71) until a delay of the second current controlled delay line (71) matches the time period of the reference clock signal, wherein the control current level is then used to adjust a delay of the first current controlled delay line (7N). Notani does not disclose that the signal (CKFPN) is an FSK signal, however it is well known in the art the delay lines can be used to delay a number of different types of signals including FSK signals, of which fact official notice is taken. It would have been obvious to one skilled in the art at the time of the invention that the delay line (7N) of Notani could be used to delay an FSK signal as well as any other type of signal. This requirement is seen to be a design expedient dependent on the particular environment and the desired outcome. The same applies to claim 15.

In reference to claim 2, the limitation is seen to be a design expedient based on the environment. While Notani does not specifically say that the second controlled delay line is controlled by adjusting its bias current, it is well-known in the art that this is one way of controlling delay lines. Because Notani does not disclose the exact structure of his delay lines (71-7N), any type of controllable delay line could be used including current controlled delay lines. The same applies to claims 3, 16, and 17.

In reference to claim 4, Notani discloses in Figure 18 that the delay locked loop comprises a phase detector (4) having a first input for receiving the reference clock signal (CKFP1) and a second input for receiving an output signal (DCKFP1) of the second current controlled delay line (71) and generating a correction control signal (Vb) determined by a phase difference between the reference clock signal (CKFP1) and the

Art Unit: 2816

output signal (DCKFP1) of the second current controlled delay line (71). The same applies to claim 18.

In reference to claim 5, Notani discloses in Figure 20 that the second current controlled delay line may also be configured as an oscillator (8). The same applies to claim 19.

In reference to claim 6, Notani discloses in Figure 18 a circuit further comprising: a third current controlled delay line (7(N-1)) capable of receiving an FSK signal (CKFP(N-1)) and delaying the FSK signal (CKFP(N-1)) by a desired time delay to thereby produce a time-delayed FSK signal (RCK(N-1)); and a second multiplier (OG(N-1)) capable of receiving and multiplying the FSK signal (CKFP(N-1)) and the time-delayed FSK (DCKFP(N-1)) signal to thereby produce an output product signal (RCK(N-1)) proportional to a phase shift between the FSK signal and the time-delayed FSK signal; wherein the delay locked loop uses the control current level to adjust a delay of the third current controlled delay line (7(N-1)), see column 18, lines 25-30. The same applies to claims 7, 20, and 21.

3. Claims 8-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Notani et al. (U.S. Patent No. 6,396,888) in view of Bagby (U.S. Patent No. 5,319,679).

In reference to claim 8, Notani discloses all the limitations of the claim as mentioned above with respect to claims 1 and 15, except Notani does not disclose demodulation circuitry capable of receiving an incoming radio frequency (RF) signal and generating therefrom a frequency-shift keyed (FSK) signal having a nominal frequency,

f. Bagby discloses in Figure 1, demodulation circuitry (20, 21) capable of receiving an

Art Unit: 2816

incoming radio frequency (RF) signal (14) and generating therefrom a frequency-shift keyed (FSK) signal (which is seen to be the output of block 21) having a nominal frequency, f (see column 3, lines 20-26 and 49-59). Since it is obvious that the signal being delayed in the Notani circuit would have to be generated in some method, any circuit capable of generating a signal capable of being delayed would be suitable to provide the signal input to the delay line (7N) of Notani. Therefore, it would have been obvious to one skilled in the art at the time of the invention that the frequency shift keyed signal produced by Bagby could be provided as the signal to be delayed by the circuit of Notani.

In reference to claim 9, the limitation is seen to be a design expedient based on the environment. While Notani does not specifically say that the second controlled delay line is controlled by adjusting its bias current, it is well-known in the art that this is one way of controlling delay lines. Because Notani does not disclose the exact structure of his delay lines (71-7N), any type of controllable delay line could be used including current controlled delay lines. The same applies to claim 10.

In reference to claim 11, Notani discloses in Figure 18 that the delay locked loop comprises a phase detector (4) having a first input for receiving the reference clock signal (CKFP1) and a second input for receiving an output signal (DCKFP1) of the second current controlled delay line (71) and generating a correction control signal (Vb) determined by a phase difference between the reference clock signal (CKFP1) and the output signal (DCKFP1) of the second current controlled delay line (71).

In reference to claim 12, Notani discloses in Figure 20 that the second current controlled delay line may also be configured as an oscillator (8).

In reference to claim 13, Notani discloses in Figure 18 a circuit further comprising: a third current controlled delay line (7(N-1)) capable of receiving an FSK signal (CKFP(N-1)) and delaying the FSK signal (CKFP(N-1)) by a desired time delay to thereby produce a time-delayed FSK signal (RCK(N-1)); and a second multiplier (OG(N-1)) capable of receiving and multiplying the FSK signal (CKFP(N-1)) and the time-delayed FSK (DCKFP(N-1)) signal to thereby produce an output product signal (RCK(N-1)) proportional to a phase shift between the FSK signal and the time-delayed FSK signal; wherein the delay locked loop uses the control current level to adjust a delay of the third current controlled delay line (7(N-1)), see column 18, lines 25-30. The same applies to claim 14.

#### Response to Arguments

In response to the applicant's arguments filed on 07/17/03, the examiner has restated the rejection without the combination of the Dow reference. The rejection now stands as a 103 rejection with reference to Notani and Notani-Bagby only.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 703-306-5735. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:30 PM and on alternate Fridays from 8:00 AM to 4:30 PM.

Application/Control Number: 10/071,348

Art Unit: 2816

Page 7

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (703)-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

CC

September 30, 2003

// TIMOTHYP. CALLAHAN
UPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800